

WAVEFORM LINEARISER

This invention relates to digital linearisers for linearising swept frequency waveforms. It particularly, but not exclusively, relates to such waveforms for use in an FMCW radar.

5 Digital frequency synthesisers utilising phase-locked loops are well-known in the art of frequency synthesis. Such frequency synthesisers generate highly accurate signals at regularly-spaced discrete frequencies. While a stepwise approximation to a swept waveform can be attained by progressively incrementing or decrementing through the frequency steps, the fact that
10 frequency changes can only occur as discrete steps means that there will in general be a discrepancy between the waveform achievable in practice and an ideal FMCW waveform.

One known technique for decreasing step size is to use a variable modulus counter in conjunction with a conventional variable divider. Such an
15 arrangement is shown in Figure 1. A stable reference frequency f_1 on line 11 from a reference frequency oscillator 1 is applied to a first input of a frequency/phase discriminator 2. The discriminator output on line 12 is passed through a loop filter 3 which both introduces the necessary phase shift required for loop stability and removes AC components from the discriminator output,
20 thereby supplying a DC voltage on line 13 to a frequency control input of a voltage controlled oscillator (VCO) 4. The VCO output frequency is fed via line 14 to a variable modulus divider 6. The divider output on line 16 is fed to a programmable divider 5 whose output signal at frequency f_2 is applied via line 15 to a second input of discriminator 2.

25 The variable modulus divider is switchable between two different division ratios such as 10 and 11 or 31 and 32, and in use is repetitively switched between its two states. Varying the ratio of time spent in each state allows smaller frequency steps to be obtained than if only the programmable divider were used.

30 Such an arrangement might be thought to be suitable for the production of swept frequencies, as the inherent quantisation error due to the use of

discrete frequencies can in principle be made arbitrarily small by appropriately controlling the effective division ratio using dividers 5 and 6.

However, progressively decreasing the frequency step size requires the provision of a loop filter having a progressively longer time constant, making it
5 impossible to generate rapidly-changing swept waveforms.

Attempting to generate swept waveforms by applying modulation to the frequency control input of the VCO will result in the generation of a swept frequency f_2 which will of course be different from reference frequency f_1 . Within a 2π window, discriminator 2 will view the progressive change of frequency f_2 as
10 a progressively-changing phase error. Discriminator 2 will attempt to correct this perceived phase error, thereby tending to cancel out the modulation. Increasing the loop filter time constant to overcome this will result in unacceptably long response times when changing frequency ranges.

The present invention aims to overcome or at least substantially reduce
15 some of the above-mentioned drawbacks.

The present invention seeks to provide an improved apparatus and method of generating swept frequency waveforms.

A first aspect of the invention provides a swept frequency source comprising a phase-locked loop frequency synthesiser, the phase-locked loop
20 including: a voltage controlled oscillator; means for generating a first swept waveform; means for modulating the voltage-controlled oscillator with the first swept frequency waveform; a reference frequency source; frequency/phase discriminator means for generating an output voltage for controlling the voltage-controlled oscillator, the frequency/phase discriminator means having a first
25 input for receiving an input from the reference frequency source and a second input; means to generate a first control signal whose frequency is in a predetermined relationship to the instantaneous output frequency of the voltage-controlled oscillator; neutraliser means comprising an input for receiving the first control signal; second sweep waveform means for generating a second
30 sweep waveform corresponding with the first sweep waveform; means responsive to the first control signals and the second sweep waveform to generate a second control signal whose level traverses a signal threshold at

instants of time at which the first control signal would have crossed a corresponding threshold had no modulation been applied to the voltage controlled oscillator; and means to apply the second control signals to the second input of the frequency/phase discriminator means.

5 A second aspect of the invention provides a method of generating a swept frequency using a phase-locked loop frequency synthesiser comprising the steps of providing a phase-locked loop comprising a reference frequency source, a frequency/phase discriminator, a voltage controlled oscillator, a first control signal whose frequency has a predetermined relationship to the output
10 frequency of the voltage controlled oscillator; modulating the voltage controlled oscillator output frequency with a first modulating waveform, using the first control signal and a second modulating waveform corresponding with the first modulating waveform to produce a second control signal whose instantaneous amplitude traverses a predetermined threshold level at instants of time
15 corresponding to the instants of time at which the first control signal would cross a corresponding threshold level if no modulating waveform were present; comparing the second control signal with the output signal of reference frequency source in the frequency/phase discriminator; and utilising frequency/phase discriminator output to control the voltage controlled oscillator.

20 An embodiment of the invention will now be described by way of non-limiting example only with reference to the drawings in which

Figure 1 shows a prior art frequency synthesiser;

Figure 2 shows a block diagram of a frequency synthesiser embodying the invention;

25 Figure 3 shows a part of Figure 2 in greater detail; and

Figure 4 shows a part of Figure 3 in greater detail.

Referring to Figures 2 and 3, a lineariser intermediate frequency (IF) signal, which in the present embodiment can lie in the range 0 to 1GHz, on line 140 is applied to the input of a divide-by-32 block 102 and to the input of an IF-
30 level flag circuit 114 whose output is fed via line 142 to an interface control logic block 122. The output of divide-by-32 block 102 is fed via line 146 to a first

input of a phases-sensitive detector (PSD) 104. A bi-directional bus 202 couples the interface control logic 122 and a Direct Digital Synthesis (DDS) reference block 400 which will be described later with reference to Figure 2. An output of DDS reference block 400 is fed via line 144 to a second input of PSD
5 104. First and second outputs from PSD 104 are fed via lines 148, 150 to respective inputs of a differential amplifier 106 whose output is fed via line 152 to a lock flag circuit 118 and a loop filter 108 which in the present embodiment has a cut-off frequency of 35kHz.

The filtered output signal on line 160 is fed to a first input of a summation
10 amplifier 110. Signals from interface control logic 122 are fed via line 156 to a ramp generator circuit 120 whose output is fed via line 158 to a second input of summation amplifier 110. The summed output is fed via line 162 to a low-pass varactor filter 112 having a cut-off frequency f_c of 350 kHz. In the present embodiment filter 112 is a passive Cauer filter. The output of the filter on line
15 164 is fed to the frequency control input of a voltage-controlled oscillator 200.

Referring now to Figure 4, control interface logic 208 provides an interface via bi-directional bus 202 between the interface control logic 122 (as shown in Figure 3) and modulation logic 206 and, via control bus 214, a 32 bit numerically controlled oscillator (NCO) 216. The modulation logic 206 contains
20 down counters, multiplexers and timing circuits. Operation of NCO 216 is controlled by clocked support logic 230. An 8-bit bus 210 conveys modulation words as four sequential 8-bit words, and a bus A 212 convey signals to a 2x4 Byte register/multiplexer 218 which converts the 4x8 byte words to 32 bit (8 byte) words which are applied via a 32 bit bus 220 to a first input of a 32 bit
25 adder 222. The output of adder 222 is a 32 bit word which is fed back via 32 bit bus 224 to a second input of adder 222. The adder 222 and feed back path 224 constitute a 32 bit phase accumulator. The 13 most significant bits of the adder output are fed via 13-bit bus 226 to a cosine look-up table (LUT) 228. The output of the look-up table (LUT) 228 is fed via bus 232 to a 12 bit Digital-to-
30 Analogue converter (DAC) 234 which produces an analogue output signal on line 236. This signal is filtered in low-pass filter 238. The filtered analogue signal is fed via line 240 to a circuit 242 which produces a digital output at

emitter-coupled logic (ECL) levels on line 144. A crystal oscillator 250 generates clock signals on line 252 which are fed via respective buffer amplifiers 254, 258, 262 and lines 256, 260, 264 to the control interface logic 208, support logic 230 and 12 bit DAC 234 respectively.

5 The functions of the individual blocks will be now be described.

The modulation and interface logic 204 produces a 23 bit-modulation word which decrements at a 2^N fraction of the master clock frequency as determined by oscillator 250. Each 32 bit-word is output on 8-bit bus 210 as four sequential 8-bit words. In the present embodiment which requires a linear
10 ramp frequency modulation waveform, a start count of $\Delta_{phase(start)}$ is loaded at every ramp reset, resulting in a ramp FM modulation. In principle, any arbitrary waveform could be substituted for the linear ramp according to the requirement of the system. A linear ramp is used in the present embodiment because a linearly-ramping frequency characteristic is required.

15 The numerically controlled oscillator 216 receives 32 bit-modulation words from the modulation logic 204 at one quarter of the master clock frequency as a consequence of the 32-bit word being conveyed in four x 8 bit sections.

The modulation word is phase-accumulated by means of the feedback
20 path 224 so that the 13 bit output word on bus 226 represents the real time phase of the oscillator signal to be generated. This 13 bit word is then passed to the sine/cosine look-up table to generate the 12-bit numeric oscillator signal which is a digital representation of the instantaneous amplitude of the desired oscillator output signal. The numeric oscillator signal is converted to an
25 analogue signal in DAC 234 whose output is updated at the frequency of the master clock 250.

The modulation word Δ_{phase} on bus 220 effectively directly sets the frequency of the analogue sinusoid emerging from DAC 234 in accordance with the equation

30
$$f_0 = (f_c \Delta_{phase}) / 2^{32}$$

where f_0 is the NCO output frequency on line 236, f_c is the clock frequency of master clock 250, and Δ_{phase} is the decimal value for the 32-bit modulation word on bus 220.

5 DAC 234, which converts the NCO word on bus 232 to an analogue signal on line 236, has the following requirements:

- i low glitch energy,
- ii low spurious-free dynamic range,
- iii low differential non-linear performance, and
- iv low integral non-linear performance.

10 DAC 234 determines the Phase Modulation (PM) noise performance of the radar baseband Intermediate frequency (IF), the IF being determined from a homodyne mix of transmitted and target returned signals at the antenna.

Filter 238, which removes all the digitally-generated alias components, is a high roll-off low-pass filter having sufficient stop-band attenuation at the alias
15 frequency (half the master clock frequency) to reduce it to a negligible level.

The sine to ECL converter 242 conveniently detects the zero crossing point of the filtered sinusoid on line 240 and translates this into rising and falling transitions of ECL-level logic signals. The fast response time of ECL logic is conveniently used to ensure that the converter produces minimal skew, as skew
20 translates directly into PM noise on the baseband IF frequency.

The phase frequency sensitive detector 104 of Figure 3 utilises a dual flip-flop NOR gate architecture known per se and is laser trimmed to ensure that the output signals on line 152 exhibit zero dead time. The two outputs 148 and 150 consist of pulse trains, the delay between the respective logic transitions
25 thereof being proportional to the phase difference between the signal on line 144 and the prescaled lineariser IF signals on line 146. The output from differential amplifier 106 is a variable mark-space signal whose DC component is proportional to the phase difference between the output frequency determined by NCO 216 and the prescaled lineariser IF signals on line 146 up
30 to a phase difference of 2π . As is known to those skilled in the art, this type of

PSD is capable of distinguishing differences in frequency and generates a dc voltage component which is a function of the frequency slip between the prescaled lineariser IF on line 146 and the anti-aliased NCO signal on line 144.

For small frequency slips a coarse correction is generated by the
5 difference between respective widths of the "mark" and the "space" parts of the waveform. For large frequency differences the correction saturates to a fixed voltage (either logic "1" or logic "0" according to whether one frequency is higher or lower than the other). This gives the phase lock loop a very wide pull-in capability in conjunction with a very low PM noise capability. When the loop is
10 phase locked, zero corrections are generated as there is zero error to correct. The lineariser IF prescaler is a divide-by-N which enables the loop to lock to a lineariser IF of $N \times f_0$ where f_0 is the NCO frequency. In the present embodiment $N=32$ but any other value can of course be used according to designed requirements in the usual manner.

15 The loop filter 108 of Figure 3 is a conventional loop filter for limiting correction bandwidth and setting the damping factor of the loop for optimal noise performance. In the present embodiment it is critically damped and has a cut-off frequency of 35kHz. The summation amplifier 110 sums together the filtered correction signal on line 160 with the offset and open loop ramp voltage
20 on line 158. The varactor filter 112 limits semiconductor noise and prevents higher frequency modulation of the varactor which would otherwise generate noise floor lift on baseband IF. The roll-off is about 10 times the loop bandwidth. The filter has a low in-band phase lag to ensure phase lock-up.

Having thus described the present invention by reference to a preferred
25 embodiment, it is to be appreciated that the embodiment is in all respects exemplary and that modifications and variations are possible without departure from the spirit and scope of the invention. For example, whilst in the described embodiment a linear ramp frequency modulation waveform is used, any arbitrary waveform could be readily substituted for the linear ramp in
30 accordance with the particular requirements of the system. Further, it is to be appreciated that various components of the above-discussed circuitry in the embodiment could be appropriately modified in accordance with design

requirements of the system, if desired, whilst providing the same inventive technical effect.